pB100A4 Pocket size Quad 24 Gb/s – 30 Gb/s PRBS Generator and Checker, Bit Error Rate Tester

pB100A4 Pocket size Quad 24 Gb/s – 30 Gb/s PRBS Generator and Checker, Bit Error Rate Tester

$24,500.00

Transmitter Features

  • Tx Buffer pre- and post-cursor emphasis (0-7 dB)
  • Programmable 28 Gb/s output voltage up to 800 mVppd
  • PRBS generators 231–1, 223–1, 215-1, 29-1, 27-1, Square wave,
    SSPR OIF-CEI-03.0) and 128 Bit User Pattern

Receiver Features

  • 40 mVppd minimum input sensitivity on 28 Gb/s
  • Integrated peaking and limiting amplifier
  • Internal 100 Ohm termination on CML inputs
  • PRBS Checker
  • Separate reporting on “0” and “1” error counts
  • BER calculation

Product Brief: pB100A4_PB_rev0_6

SKU: pB100A4 Category:
Brands:
Brands

Options

Product price
Additional options total:
Order total:
View cart

Description

pB100A4 Pocket size Quad 24 Gb/s – 30 Gb/s PRBS Generator and Checker, Bit Error Rate Tester

The pB100A4 is a fully integrated quad 25.78125, 27.95 and 28.05 Gb/s PRBS generator and checker and BER calculator unit. The unit recovers 100GBASE-R4, OTL4 or 128 Gb/s fiber channel compliant data streams. The pB100A is controlled through an USB link to a PC. The Graphical User Interface (GUI) configures and controls each of the four individual data lanes to match the application specific setup for your electrical or optical links or components under test.

Each output and input can be adjusted individually for transmitter pre- and post-cursor emphasis and receiver peaking. Next to the standard PRBS patterns [231–1, 223–1, 215-1, 29-1, 27-1, Square wave (8-ones and 8-zeros)], SSPR, CID, or 128-bit custom defined pattern can be programmed.

There is no need for an external reference clock as the unit uses an internal programmable clock generator. If needed an external reference clock can be applied.

Transmitter Features

  • Tx Buffer pre- and post-cursor emphasis (0-7 dB)
  • Programmable 28 Gb/s output voltage up to 800 mVppd
  • PRBS generators 231–1, 223–1, 215-1, 29-1, 27-1, Square wave,
    SSPR OIF-CEI-03.0) and 128 Bit User Pattern

Receiver Features

  • 40 mVppd minimum input sensitivity on 28 Gb/s
  • Integrated peaking and limiting amplifier
  • Internal 100 Ohm termination on CML inputs
  • PRBS Checker
  • Separate reporting on “0” and “1” error counts
  • BER calculation

 

has been added to your cart:
Checkout